Abstract-Bias temperature instability (BTI) induced delay shifts in a circuit depend strongly on its operating environment. While sensors can capture some operating parameters, they are ineffective in measuring vital performance shifts due to changes in the workloads and signal probabilities. This paper determines the delay of an aged circuit by amalgamating more frequent measurements on ringoscillator sensors with infrequent online delay measurements on a monitored circuit to recalibrate the sensors. Our approach reduces the pessimism in predicting circuit delays, thus permitting lower delay guardbanding overheads compared to conventional methods.
I. INTRODUCTION
Bias temperature instability (BTI) is an aging effect that causes the magnitude of the threshold voltage in nanometer-scale circuits to increase under temperature and voltage stress. BTI-induced aging can be partially reversed when the stress is removed, but the general delay trend over long periods shows a degradation over time.
It is crucial to estimate the extent of aging so that remedial techniques can be applied to ensure reliable operation over the lifetime of a circuit. These schemes may be deployed at the presilicon as well as at the post-silicon stage of design. Of necessity, presilicon design must be predicated on the worst-case workload for the circuit so that it is guaranteed to work under all operating conditions. This involves the application of pessimistic guardbands whose power overheads may be excessive and unnecessary for a large fraction of parts in the field. This pessimism could, in principle, be reduced by the use of signal probabilities (SPs) [1] that mimic the operating environment, but this requires foreknowledge of the average workload in real operating conditions in the field, which is often unavailable. Specifically, a circuit that is designed to meet lifetime requirements under a specific average workload may well be used in a very different way by the customer, with very different SP and aging characteristics. As a result, chip design teams often treat SP-based methods with skepticism. Post-silicon techniques, on the other hand, rely on data from surrogate aging sensors [2] - [4] , such as ring oscillators, to apply just enough adaptive compensation to mitigate the effect of aging [5] , [6] . To a limited extent, they may successfully capture the environment faced by the circuit, e.g., if they are placed close to the circuit and have a similar connection to the power grid, they can capture the thermal and supply voltage environment. However, aging sensors are surrogates and cannot reflect aging in the circuit with accuracy, since the types of gates in the circuit and the signal stressing patterns and SPs for the two circuits are different.
As an example, let us consider the aging trends of representative circuits of the IWLS 2005 benchmark suite [7] over sets of pseudorandom input probabilities. To reflect signal distributions in real circuits, where the input SPs are typically biased towards 0 or 1 as against the unrealistic "academic" assumption of SP=0.5, these probabilities are generated from a bimodal distribution with peaks at SP=0.1 and SP=0.9 (in consistence with [8] ). Each Monte Carlo (MC) simulation corresponds to a sample of these input SPs, propagated throughout a circuit to generate SPs at internal nodes, which are translated into a delay degradation number for each gate. A static timing analysis (STA) run is performed using these degraded gate delays to determine the temporal degradation in the circuit delay. We perform 500 such simulations for each of the circuits.
The pessimistic delay for each circuit is obtained by assuming the worst-case workload at every gate input, as in [9] - [11] . Such pessimistic delays, typically used to define a presilicon aging margin, may result in high power/area overheads during optimization [1] , [5] .
To quantify this pessimism, for each MC run of a circuit, we define the speed wastage factor, SWF(i, t), for the i th run as:
where f i (t) and f pess (t) are, respectively, the frequencies at time, t, corresponding to the i th MC sample and the worst-case workload case. Since the maximum value of SWF(i, t) occurs at t = t f , we plot the average, minimum and maximum values of the vector, SWF(t f ), whose i th element is SWF(i, t f ), in Fig. 1 (left) . For further elaboration, the histogram of the SWF(t f ) for a specific circuit, wb dma, is also shown in Fig. 1 (right) whose mean is 10.38%. In other words, if the aging sensor is calibrated using a pessimistic worst-case probability, this circuit is operated at a frequency about 10% slower than its true capability, consuming unnecessary power/area overheads.
The root cause of the pessimism seen in Fig. 1 is that the prediction is associated with (a) a presilicon characterization and (b) uses a surrogate aging sensor, which has inherent inaccuracies. The worstcase aging trend for a circuit is typically predicted by assuming worst-case stress on all gates. While such a method is guaranteed to be pessimistic, the pessimism may be too large. Some works have attempted to overcome this by using a worst-case stress probability of 0.95 instead of 1.0 on each gate [10] , but this is purely empirical. Precise aging information is only obtainable from expensive postsilicon aging measurements performed directly on the circuit [12] - [14] instead of using surrogate sensors. The objective of this work is to build an efficient and precise scheme for diagnosing circuit delay degradation due to aging. Although the scheme can also be extended to any aging mechanisms such as hot carrier injection (HCI) that causes threshold voltages to change over time, our work focuses on BTI, which is the dominant aging mechanism in most products.
Our approach blends the simplicity and low measurement overhead of surrogate sensors with the accuracy of direct measurement. Our scheme avoids the large pessimism gap shown in Fig. 1 by recalibrating a set of surrogate sensors based on direct measurements on the circuit to diagnose its actual aging. These measurements are performed only occasionally, thus controlling the high overhead of runtime measurements. Furthermore, we develop a new theory that maps the results of direct measurement to the aging of the surrogate sensor, and propose a framework to recalibrate the surrogate sensors based on measurement data. We demonstrate significant improvement in the speed wastage factor on representative benchmarks and compare our approach with the traditional pessimistic one (Table I ).
II. OVERVIEW OF THE SCHEME Our scheme uses an initial calibration of the aging sensor obtained under presilicon worst-case aging of the circuit. Following the runtime measurements on the circuit at a set of measurement instants, the sensors are recalibrated to reflect the true past workload of the circuit, and refine its future aging estimate. The aging estimate beyond any measurement instant must assume the worst stressing SPs for the circuit since the data from such instant only provides information about the past and cannot be used to predict its future workload.
Consider a circuit under test (CUT) with a lifetime t f , and a set of measurement instants, where the i th instant is denoted by tm i . Let,
• Dwc(t) be the worst-case delay curve obtained from presilicon analysis, assuming all gates to be maximally stressed 1 .
• Dact(tm i ) be the measured delay obtained at tm i corresponding to the actual delay curve of the CUT under its true workload, which is impossible to predict at the presilicon stage. The workload depends on factors such as circuit activity, whether or not the circuit was in sleep mode, and usage statistics.
• Dest(t) be the estimated aging curve using our approach. This curve follows Dwc(t) until the first measurement instant, and based on Dact(tm i ), it is recalibrated and modified beyond tm i . As a representative outcome of our scheme, consider Fig. 2 , where we conceptually depict Dwc(t), Dact(t) and Dest(t) for a single measurement instant, tm. The multiple curves for Dact(t) beyond tm emphasize the fact that multiple possible future workload scenarios may exist for the CUT based on circuit usage. The Dest(t) curve is chosen so that it provides a guaranteed upper bound on the delay beyond tm by assuming the worst-case workload for the CUT beyond tm, thus catering to the worst-case scenarios.
To realize our scheme, any functional block must include the aging sensors and the sub-blocks for aging estimation and runtime measurement amidst multiple CUTs as shown in Fig. 3 
Aging sensors and initial calibration:
We use inverter-based ring oscillators (ROSCs) as the aging sensors. Since the aging sensitivities of the inverters in the ROSCs may differ from those of the gates in the CUT, we designate a unique calibration factor, D, that is the ratio of delay degradation of the CUT to that of the ROSC. The value of D is stored in an on-chip look-up table (LUT) as shown in Fig. 3 . This factor is constant between each set of measurement instants.
Between measurement instants, we estimate delay degradation in the CUT by measuring the delay degradation in the ROSC and multiplying it by D. At time zero, we use the worst-case aging curve to obtain D as in [15] . This value has been shown to be constant under process, voltage, and temperature variations. CUT measurement: At each measurement instant, the true delay of the CUT must be measured and stored in the LUT in Fig. 3 . There are several existing schemes that can be used to measure the runtime delay of a circuit such as the Path-RO [13] , delay shift circuits [12] , [14] , or the techniques described in [5] . These schemes require onchip test patterns (to sensitize critical paths), also shown in Fig. 3 . Sensor recalibration: The aging estimate is based on the initial value of D assuming worst-case aging of the CUT. However, the actual workload may be different from the worst-case as indicated by the true delay at the measurement instant (e.g. at tm in Fig. 2 ). At a small set of such instants, tm i , the LUT is updated to store Dact(tm i ). Further, D is recalibrated and updated, if necessary, in the LUT. Overhead: The overheads of this scheme are due to (a) Area: this overhead is low, particularly for large circuits, since a single ROSC can be used for aging prediction in multiple nearby circuits, as quantified in [15] . (b) CUT delay: the additional load due to the true delay measurement circuitry is negligible and does not significantly affect path delays as demonstrated in [13] . (c) Power: the switching and leakage power overheads are low since the added circuitry is small. The leakage power of the ROSC circuitry can be further reduced through V dd gating, if necessary. (d) Presilicon analysis: this is performed just once for each CUT, and its cost is shown to be manageable in Sec. V. (e) Postsilicon recalibration: This corresponds to the time spent in performing the delay test, ROSC recalibration, and aging estimation. This is performed very infrequently (typically, two or three times during a ten-year chip lifetime), and it can be performed during periods when the CUT is inactive, so that it does not adversely affect the functioning of the chip.
We discuss the initial calibration of the aging sensor in Sec. III-B followed by the measurement and recalibration scheme in Sec. IV.
III. BACKGROUND

A. Modeling BTI-induced delay degradation
The effect of BTI is to increase the absolute value of the threshold voltage, V th , of both PMOS (by Negative BTI or NBTI) and NMOS (by Positive BTI or PBTI) devices, which causes circuit delays to increase with time. The two most common models used to describe BTI aging are the Reaction-Diffusion (RD) model [16] and the Charge-Trapping (CT) model [17] . Each of these models describes temporal degradation in threshold voltage, ∆V th (t), as:
where
is a function of the stressing SP (which captures BTI recovery effects), ξ, where for PMOS [NMOS] , ξ is the probability of signal being low [high] , and c depends on the temperature and supply voltage. The function, f (t), can be assumed to be the same for both PMOS and NMOS based on [18] . We note that f (t) is a monotonically increasing function, and we use this property later 2 . The delay of a logic gate undergoing BTI aging is given by D(t) = D(0) + S∆V th (t), where D(0) is the nominal delay of the gate and S is its delay sensitivity to change in V th computed at the nominal V th . Substituting ∆V th from (2), we obtain:
We refer to the constant, K = S c h(ξ), as the K-value of the curve, D(t), which combines the effects of temperature, voltage, and the stressing SP. We observe that under a fixed temperature, supply voltage, and SP, the gate delay increases monotonically with time. At the presilicon stage, DCUT (t) can be obtained by performing STA on the CUT at multiple points during its lifetime under the worst-case stressing probabilities, hence alternatively called Dwc(t) in Fig. 4 . A simpler and accurate representation for the CUT delay, which we use in this work, was introduced in [15] using a tight upperbound on DCUT (t), denoted by D U of M (t) and shown in Fig. 4 . For t ∈ [t0, t f ], this bound is given by:
B. Initial ROSC calibration and aging estimation
This bound is characterized by a single K-value, KCUT , throughout the lifetime of the CUT, and can be computed using just two STA runs. The values of DCUT (t0) and DCUT (t f ) are obtained by performing STA on the CUT at t0 and t f , respectively, assuming the worst-case workload on the CUT. Setting DCUT (t) to this bound, the delay degradations of the CUT and the ROSC at t ∈ [t0, t f ] are:
We define a calibration factor, D, for the ROSC as
The ROSC delay (i.e., the inverse of its oscillating frequency) reflects the delay degradation in the inverters in the ROSC. It is relatively easy to periodically monitor frequency degradation of the ROSC using the concept of beat frequencies [2] during runtime. Based on this ROSC measurement, (7) is used to predict the CUT delay from the ROSC delay. By placing the ROSC close enough to the CUT, it may experience similar process variations, and undergo similar temperature and voltage stress, as the CUT. This is shown in [15] to keep the value of D constant over such variations.
IV. POST-SILICON AGING ESTIMATION
In our scheme, D and CUT delays at the measurement instants are stored in an LUT, as shown in Fig. 3 . The initial D is obtained from presilicon analysis under the worst-case stress assumption, and is used to translate the delay degradation in the ROSC to that in the CUT until the first measurement instant. At each measurement instant, the CUT delay is measured, providing an accurate view of the actual stressing conditions that it experiences, and D is recalibrated. The LUT is then updated with the measured delay and the new D. We now explain the theory behind the recalibration procedure, developing a new result in Theorem 1 that generalizes the presilicon upper bound of [15] to our postsilicon approach based on measurement and recalibration.
The input to the procedure is a set, TM , of N + 1 time instants, {t0, tm 0 , · · · , tm N −1 , tN }, where tm i is the i th measurement instant, i = 1 · · · (N − 1), t0 = 0, and tN = t f , and is known before manufacturing. In addition, presilicon analysis provides the worstcase delay of the CUT, Dwc(t), at these measurement instants, i.e., Dwc(tm i ), by performing (N + 1) STA runs. We can also use D U of M (tm i ) instead of Dwc(tm i ), which would require only two STA runs as explained in Sec. III-B, and reduce presilicon computation at the cost of accuracy 3 . The knowledge of the nearcritical paths of the CUT under the worst-case workload is also available from the presilicon analysis.
A. CUT delay estimate post-measurement
We define a factor, K m f , as the maximum among the K-values (Sec. III-B) of the near-critical paths under the worst-case aging, i.e.,
where, SNC is the set of near-critical paths, and D i wc (t f ) and D i wc (t0) are the delays of the i th such path at t0 and t f , respectively. In addition to the runtime delay measurement, we use K m f to estimate delay of the CUT. The rationale behind using K m f is that it is the largest among K-values of the near-critical paths under both the worst-case and realistic workload. Therefore, if the post-measurement delay estimate upper-bounds any path with K-value less than or equal to K m f , it is guaranteed to cater to the absolute worst-case future workload of the CUT. The estimated delay Dest(t), is obtained based on Theorem 1 (proof deferred to the Appendix).
Theorem 1 Let TM be indexed by c = 0, 1, · · · , N , and for t ∈ [TM (c), TM (c + 1)], let the estimated delay be given by:
where Kmin is obtained as:
The above equations are executed recursively at every TM (c), from c = 0 to N − 1. Then Dest(t) is an upper-bound on the actual delay of the CUT under every possible realistic workload.
Theorem 1 provides a single K-value, Kmin, of the aging curve of the CUT between each set of consecutive measurement instants. Referring to Fig. 2 , Kmin is the the K-value of the delay estimate, Dest(t), beyond tm, based on the measured CUT delay, Dact(tm).
The first argument of the min function in (11) recalibrates the Kvalue. In theory, it is possible for this recalibrated equation to exceed the D U of M (t) bound at some time instants, although this does not happen in our experiments. The second argument of the min function ensures that Kmin can never exceed the D U of M (t) bound. Fig. 5 shows an application of Theorem 1 with three random measurement instants for wb dma. We simulate a realistic workload as explained in Sec. I to obtain Dact(tm i ), i = 1, · · · , 3. In this circuit, both the UofM bound and pessimistic trajectory, Dwc(t) are the same due to a dominant critical path. Hence the estimated delay, Dest(t) follows Dwc(t), until tm 1 . Beyond tm 1 , Dest(t) is updated based on the true measured delays. The dotted lines show the trajectories Dest(t) would have followed if further measurement and recalibration were not performed. The estimated delay thus incorporates past workload information to refine future estimate of the delay.
B. Sensor recalibration and aging estimation
Based on the above discussion, it can be seen that after the i th measurement instant, tm i , the K-value of the aging curve of the CUT, Kmin, is described by (11) . The delay degradations of the CUT and the ROSC from tm i are therefore expressed as:
The calibration factor, D, in (8) for the ROSC is updated to D ′ as:
The D ′ and DCUT (tm i ) replace their corresponding old values from the previous measurement instant, stored in the LUT (Fig. 3) . The delay degradation of the CUT, ∆DCUT (t) for t > tm i is then obtained from the stored DCUT (tm i ) and ∆DROSC(t) measurements during this period, as explained in Sec. III-B, using D ′ .
C. Effect of PVT variations
For correct functioning of the proposed framework, the sensors should try to match the process parameter variations, V dd , temperature, and the signal stress probabilities in the CUT. Due to spatial proximity of the ROSCs and the CUT, they face similar temperature stress, and systematic variations within the CUT in any manufactured part are similar to those in the ROSCs close to it. This proximity also enables the ROSCs to connect to the supply lines of the CUT thus capturing the effects of V dd variations under DVFS and power gating.
These factors are incorporated automatically during presilicon analysis (refer Sec. III-B and proof of robustness to PVT variations in [15] ). However, the random variations and the effect of stressing SPs (shown to be significant in Fig. 1) in the CUT are difficult to match with those of the ROSC from the presilicon analysis alone. Our approach captures these variations through direct measurement on the CUT at the measurement instants and use of D. In particular, since the calculation of Kmin integrates the effects of all near-critical paths (which could be potential critical paths in different manufactured parts), our bound in Theorem 1 is robust to all variations.
V. EXPERIMENTAL SETUP AND RESULTS
A. Experimental setup
The ideas in this paper are exercised on a set of representative IWLS 2005 benchmarks. The circuits are synthesized in Synopsys Design Compiler using the NanGate 45nm Open Cell Library barring the XOR, XNOR and specialized gates (half and full-adders, fillcells, antennae, tristate gates, and multiplexors). The circuits are aggressively optimized for timing during synthesis. We present our analysis based on the RD model of BTI, and select the value of c in (2) such that there is 25% degradation in PMOS V th (due to NBTI) in 10 years [11] . The degradation in NMOS V th due to PBTI is assumed to be one-third of that due to PMOS NBTI [11] .
We perform the simulations at the typical process and the worstslow temperature and voltage corner as specified by the NanGate library, i.e., at T = 125 o C and V dd = 0.9V. This choice is not critical as our method is robust to variations as explained in Sec. IV-C. The beginning (t0) and end of lifetime (t f ) are zero and 10 years, respectively. The presilicon analysis of each CUT requires two STA runs (at t0 and t f ), the runtime of which is less than a minute even for the largest benchmark circuit. To simulate the long-term realistic operating environment of the CUT, we choose a distribution of signal probabilities as in the description of Fig. 1 .
B. Choice of N and tm
Since BTI-induced aging is proportional to a sub-linear function of time, f (t), the maximum degradation occurs towards the beginning of lifetime. Hence the interval between the measurement instants should be chosen linearly in f (t) for the best post-silicon aging estimation.
Under the RD model assumed here, for N measurement instants, we chose the i th measurement instant, tm i , i = 1, · · · , N as:
where M is increased from one, until the first N non-negligible values of tm i are obtained. Each tm i is rounded off to the nearest half-year for convenience. We present the results for N = 1, 2, 3, 4, which correspond to the four sets of tm i values.
C. Effects of recalibration
We begin with a single circuit, wb dma for recalibration at a single measurement instant, tm. Using five sets of SPs from t ∈ [0, tm], we obtain five realistic aging curves for the CUT until tm. For each such curve, we apply ten different sets of SPs from tm to t f , to obtain a total of 50 realistic workload scenarios. If i indexes the five SP sets from 0 to tm, and j indexes the ten SP sets from tm to t f for each i th set, we obtain five groups of ten actual delay curves.
We define the average speed wastage factor, SWF(k) for a particular type of workload (indexed by k), as the time-average of SWF(k, t) defined in (1) . We plot SWF(k) for the above 50 realistic workload scenarios (i.e., k = 1, · · · , 50) vs. the location of tm in Fig 6. For example, the first set of ten bars for tm = 0 represents the ten workloads corresponding to i = 1 and j = 1, · · · , 10, the second set represents the next ten workloads for i = 2 and j = 1, · · · , 10 and so on. Clearly, the goodness of estimation increases initially as tm is 0 1 2 3 4 5 6 7 8 increased as shown by the reduced SWF(k), but the advantage of the recalibration scheme slowly reduces as we keep shifting tm towards t f . In fact, SWF(k) is reduced uniformly over all k irrespective of the actual workload of the CUT when tm ∼ 1 year (our choice of tm for N = 1 in (V-B) is consistent with this observation), whereas for tm = 0 or close to t f , reduction in SWF(k) depends on the workload. This is attributed to the fact that BTI is a front-loaded process, and if the aging trend in the CUT is captured early in time (see Sec. V-B), its future aging trend can also be optimally captured by our approach, irrespective of the true workload.
Next, we use the MC simulations as described in Sec. I to obtain the statistics of the SWF(t f ) (defined after (1)) for multiple CUTs with N measurement instants whose locations are chosen as (15) . Without any post-silicon measurement, each element of SWF(t f ) is large as shown by their mean and maximum for the N = 0 case 4 in Fig. 7 as this is based on the worst-case aging scenarios. Both mean 
Number of measurement instants and range of SWF(t f ) decrease with increasing N as the real aging trends of the CUT are captured by the true delay measurements. Let us now look at the data from Fig. 7 in more details and focus on the error in ∆Dest(t) instead of Dest(t) (which was incorporated in SWF(k, t)). We quantify the error in ∆Dest(t) by the vector, E, whose i th element, corresponds to the i th MC run, and defined as:
where ∆D i est (t) and ∆D i act (t) are the estimated and actual delay degradation of the CUT from t = 0, respectively, at the i th run, and the parenthetical expression in (16) is averaged over t to obtain E(i). Table I reports the statistics of E in terms of its mean and range (minimum and maximum) with N . The first column denotes the CUT. The second to fifth columns are each divided into three subcolumns representing the minimum, average, and maximum values of E for N = 0, 1, · · · , 4, respectively. The columns also show the vector of measurement instants, TM (defined in Sec. IV) , in years, excluding t0 and t f in years, for each N based on (15) .
As observed in Fig. 5 , there is large difference between the worstcase delay curve and the actual delay. This difference varies from circuit to circuit, based on the topology, depth and structure of the near-critical paths. Hence the error in ∆Dest(t) is very high without any post-silicon calibration (N = 0 case) as seen in Table I . This error is reduced as N is increased (as seen in both Fig. 5 and Table I ), since the true delay measurement of the CUT incorporates information about its past aging scenario to bring down the pessimism. However, pessimism still exists due to the worst-case SP approximation to derive the K-values beyond each measurement instant, because of which the error is always non-zero even after increasing N .
We have also observed that by selecting the measurement instants as (15), we achieve the best results. Any other schedule of selecting these potentially increases the error even if N is increased.
D. Contents of the LUT
The circuits fall in two categories: ones where the multiple critical paths "cross over" as shown in Fig. 4 , and others in which the path critical at t0 remains critical through t f , among a set of near-critical paths. For the CUTs in first category, the D values are updated by our proposed methodology, whereas for the second, they remain fairly constant after every measurement instant. However, according to [15] , for the current library, the amount of crossover between paths as shown in Fig. 4 is minimal, and the upper-bounded curve is very close to the maximum delay curve. We observed a similar case and most of the CUTs in Table I belonged to the second category in spite of our aggressive timing optimization. Hence, after each measurement instant, barely any change was observed in D values of the CUTs, and the LUT was updated only with the measured CUT delays.
VI. CONCLUSION
We have proposed an algorithm to reduce pessimism in estimating BTI-induced aging in digital circuits in terms of their delay degradation. Our estimation scheme is facilitated by both post-silicon runtime measurements and updates to the sensor calibration factor.
APPENDIX I
In this section, we present a proof of Theorem 1. We begin by presenting a lemma [15] that provides a tight upper-bound on the maximum of a set of monotonically increasing curves: Lemma 1: In the interval [t 0 t f ], an upper-bound on the maximum of a set of monotonically increasing functions x 1 (t), x 2 (t), · · · , x n+1 (t) such that x i (t) = x i (t 0 ) + k i (f (t) − f (t 0 )), is given by: 
